

Abstract

An apparatus for controlling operations of a synchronous semiconductor memory device, wherein each operation is
5 achieved by a plurality of internal instructions includes a reference clock block for receiving an external clock and outputting a plurality of delayed clock signals; a control block, in response to the plurality of delayed clock signal, for outputting one of the plurality of internal instructions
10 at a first predetermined timing which is earlier than the timing of starting the operation.